

MS-7680

Ver: 2.3

m-ATX : 245 X 215mm

CPU:

INTEL - Sandy Bridge LGA 1155

System Chipset:

INTEL - Cougar Point PCH(H61,Co-lay H67)

OnBoard Chipset:

HD Audio Codec:RTL887 Co-lay 892

LAN:RTL 8111E 10/100/1000 , Co-lay 8105E 10/100

SIO:FIN71869AD

Flash ROM: 32Mb SPI (PCH)

Main Memory:

DDRIII (1066/1333MHz) * 2 (Dual Channel)

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

PCI Slot * 1

PWM:

Controller:VRD12 UP1625 3Phase

CPU+GPU: UP6282 MOSFET Driver

CPU VTT: IP6103

CPU SA : OP+MOS

DDR: UP6103

PCH: UP6103

ACPI:

UPI

Other:

SATA3.0 x2 + SATA2.0 x4 (PCH)

USB2.0 RearX4 Front x6

USB3.0 RearX2

D-SUB/DVI/HDMI *1

TPM Header *1

COM Header *1

LPT Header *1


on BOARD BUZZER


Title	Page
-------	------


Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power	5
CPU-GND	6
DDR III DIMM 1	7
DDR III DIMM 2	8
CP-PCI/E/DMI/USB/CLK	9
CP-SATA/HOST/FAN/GPIO/VGA	10
CP-SMB/LPC/AUDIO/RTC	11
CP-POWER	12
CP-GND/NVRAM	13
CP Strap	14
PCIe x16 /x1 /x1	15
PCIEx1 Slots	16
SIO-Fintek F71869AD	17
LAN - RTL8111E/8105E	18
ALC887VD_COLAY_ALC892	19
ASM1083 PCIe to PCI Bri.	20
UPD720200F1-USB3.0	21
USB3.0 Power & Connector	22
DVI transfer	23
HDMI	24
VGA	25
SATA / FAN Control	26
USB Connector	27
ACPI Controller UPI	28
DDR Power - uP6103 1-Phase	29
PCH Power - uP6103 1-Phase	30
CPU_VTT - uP6103- 1-Phase	31
CPU_SA - OP+MOS	32
VRD12 - uP1625	33
uPI6282 3-Phase CPU	34
uPI6282 1-Phase GPU	35
ATX F_Panel/EMI/TPM/LPT	36
XDP / Manual Parts	37

三個BOM:


- 1.H67 Full Spec(全固)
- 2.H61 Full Spec(全固)
- 3.H61 common Spec(半固)









DDRIII DIMM_A0




DDRIII DIMM_A1



DDRIII DIMM_B0







DDR3





DDRIII-240P_BLACK-RH-8
DIMM2 (CHANNEL-B)
ADDRESS = 1:0 [SA1:SA0]

SMBCLK_DDR << SMBCLK_DDR 7
SMBDATA_DDR << SMBDATA_DDR 7






Pull HIGH for PCH





No VGA(pull down)





Enable VGA(CTRLCLK/DATA Pull High)





PCH Straps

BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	1	0
SPI	1	1




INTVRMEN
0 : DISABLE INTERNAL VRM
1 : ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V regulators. Must be disconnected even when not supporting DSW.




HDA_SDO
Disable ME in Manufacturing Mode when pull LOW ????


HDA_SDO has internal pull down. Default should be connected to SDIN of codec, no pull up/down. To Disable ME need to have a jumper to pull high




DMI AC/DC MODE
0 : AC
1 : DC *




Topblock swap override when pull-low
Signal has a weak internal pull-up



GPIO8
0 : Integrated Clocking Enable (FCIM)*
1 : Buffer Through Mode Enable (BTM)




GPIO28
0 : OD PLL VR disabled
1 : OD PLL VR enabled *
Signal has a weak internal pull-up



INT3_3V#
0 : ??????????????
1 : ?????????????? *


1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.



HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY



GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY





DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP




SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT


PCI_Express X16 slot



PCI EXPRESS x1-PORT





PCI EXPRESS x1-PORT





MICRO-STAR INT'L CO.,LTD


MS-7680

Size Custom	Document Description PCIE x16 /x1/x1	Rev 2.3
Date: Thursday, June 02, 2011		Sheet 15 of 39




PCI PULL-UP / DOWN RESISTORS






LPC I/O STRAPPING RESISTOR & Others Pull Hi Resistor

STRAP	Don't STUFF	STUFF
SOUTA	4E	2E
DTRA#	FAN START DUTY 40%	FAN START DUTY 100%
STRAP	AMD Timing	Intel Courgar point Timing
TIMING		
FANCTL	DAC Mode	PWM Mode
1/2/3		
STRAP	Enable 80 Port	Disable 80 Port
DPORT		
RTSA#		





GPIO34	GPIO33	GPIO32	
1	1	1	(BOM SKUA H61MU-E35)
1	1	0	(BOM SKUX H61M-E23)
1	0	1	(BOM SKUB H67MA-E35)
1	0	0	(BOM SKUX H67MS-E23)
0	1	1	(BOM SKUX H61M-E33)
0	1	0	(BOM SKUX H61M-P33)


OPT BOM



HW Monitor - Thermal



HW Monitor - Voltage





MICRO-STAR INT'L CO.,LTD

MS-7680


Size Custom | Document Description
SIO-Fintek F71889AD(EUP)

Rev 2.3

Date: Friday, June 17, 2011 | Sheet 17 of 39

RTL8111E Giga LAN

RTL8105E 10/100M LAN



Giga-Lan	10/100-Lan
N58-22F0731 Link Yellow Active Blinking 1000 Orange 100 Green 10 None	N58-22F0771 Link Yellow Active Blinking 100 Green 10 None

8105E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11

8111E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13





MICRO-STAR INT'L CO.,LTD

MS-7680



Size	Document Description	Rev
Custom	LAN - RTL8111E / 8105E	2.3

Date: Thursday, June 02, 2011 Sheet 18 of 39


ALC892



SPDIF OUT



當串接電容有極性時，需上對地電阻



MICRO-STAR INT'L CO.,LTD






MS-7680

Size Custom	Document Description ALC892 COLAY ALC887VD
----------------	--

Rev	2.3
-----	-----



Date: Thursday, June 02, 2011 Sheet 19 of 39

Rear I/O



All power sources of uPD720200 are supplied, PPOnx is enable.
PPOnx is low when OC1x going to low.










VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)







HDMI level shifter

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)

10 HDMI_DDPC_CLK_P	<<	HDMI_DDPC_CLK_P	C140	0.1u10X	HDMI_C_CLK_P	R509	680R	HDMI_MOS_CLKP
10 HDMI_DDPC_CLK_N	<<	HDMI_DDPC_CLK_N	C142	0.1u10X	HDMI_C_CLK_N	R522	680R	HDMI_MOS_CLKN
10 HDMI_DDPC_TX2_P	<<	HDMI_DDPC_TX2_P	C134	0.1u10X	HDMI_C_DATA2_P	R510	680R	HDMI_MOS_D2P
10 HDMI_DDPC_TX2_N	<<	HDMI_DDPC_TX2_N	C132	0.1u10X	HDMI_C_DATA2_N	R511	680R	HDMI_MOS_D2N
10 HDMI_DDPC_TX1_P	<<	HDMI_DDPC_TX1_P	C136	0.1u10X	HDMI_C_DATA1_P	R516	680R	HDMI_MOS_D1P
10 HDMI_DDPC_TX1_N	<<	HDMI_DDPC_TX1_N	C137	0.1u10X	HDMI_C_DATA1_N	R521	680R	HDMI_MOS_D1N
10 HDMI_DDPC_TX0_P	<<	HDMI_DDPC_TX0_P	C123	0.1u10X	HDMI_C_DATA0_P	R523	680R	HDMI_MOS_D0P
10 HDMI_DDPC_TX0_N	<<	HDMI_DDPC_TX0_N	C119	0.1u10X	HDMI_C_DATA0_N	R512	680R	HDMI_MOS_D0N



EMI








EMI	
HDMI_DDC_CLK_R	C555 X 0.1u16X
HDMI_DDC_DATA_R	C556 X 0.1u16X
HDMI_HOT_DET	C566 X 0.1u16X

D-Sub


VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Level shift




SATA 6G PORT 0,1



H61 PORT 0/1 Support 3G
H67 PORT 0/1 Support 6G




SATA 3G PORT 2,3





For H61, SATA3&4 removed



CPU FAN-COUNTROL CIRCUIT



SYSTEM FAN-COUNTROL CIRCUIT




MICRO-STAR INT'L CO.,LTD

MS-7680

Size	Document Description	Rev
Custom	SATA / FAN Control	2.3
Date: Thursday, June 02, 2011	Sheet 26 of 39	


5V_RUSB Switch




Front USB Connector

For H61 6,7,12,13 Port should be remove


FRONT USB PORT 4,5







FRONT USB PORT 2,3



FRONT USB PORT 0,1




NEAR USB Front CONNECTOR




Rear USB Connector




NEAR USB REAR CONNECTOR




REAR USB PORT 10,11 (With LAN)




REAR USB PORT 8,9 (With PS2)



5V DIMM FOR DDR




USB MODE




3VSB


3VSB supply to PCH and other device.
Turn off when Deep S3/S5 by 5VSB off.



VCC1_8REF



5VSB Power Switch



MICRO-STAR INT'L CO.,LTD

MS-7680

Size
Custom


Document Description
ACPI controller UPB

Rev	2.3
-----	-----


Date: Friday, June 17, 2011

Sheet 28 of 39



4.5A FOR CPU
7.5A FOR 2DIMM
1A FOR DDR VTT



DDR_OV	1.35V	1.5V	1.65V	1.8V
DDR_OV1	Low	High	Low	High
DDR_OV2	Low	Low	High	High




P.S. Only for meet Intel power down sequence.



0x20:RH=10K,RL=OPEN

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



MICRO-STAR INT'L CO.,LTD


MS-7680

Size Custom	Document Description DDR Power - uP6103 1-Phase
----------------	---

Rev	2.3
-----	-----

Date: Friday, June 17, 2011	Sheet 29 of 39
-----------------------------	----------------




1.8A FOR ME CORE



CPU_VTT:1.05/1.00



CPU VTT 8.5A + SA Core =8.8A =17.3A

Tripple=1.92(vtt)+1.88(sa)
5.08*2=10.16A>3.8A






VTT_SELECT	
Low	1.0V
High	1.05V

VTT_SELECT Table	
Low	1.05V
High	1.0V



CPU_SA:0.925/0.85

SA Core =8.8A



VRMPWRGD LEVEL SHIFT

VRD12-UP16234 6+1-Phase

Use PWM IC I32-UT5010C-U33(old) --> stuff JVboot1/R932/R933/J1/R943/R956
Use PWM IC I32-UT5011C-U33(new) --> stuff J1/R933/R921/R924/R417/Q89


MSI


MICRO-STAR INT'L CO.,LTD

MS-7680


Size Custom Document Description VRD12-UP16234 6+1-Phase Rev 2.3

Date: Friday, June 17, 2011 Sheet 33 of 39


[illegible][illegible][illegible][illegible][illegible]




ATX POWER CONNECTOR




FRONT PANNEL




LED (for Fintek 71869)




TPM/JLPC



PARALLAL PORT



EMI



MICRO-STAR INT'L CO.,LTD

MS-7680

Size Custom	Document Description ATX PWR-Connector & Front Panel & EMI	Rev 2.3
Date: Thursday, June 02, 2011		Sheet 36 of 39



PK0-0768023-G37,精成,23,寶安思斯通廠(MSIS),4,Coffee
PK0-0768023-E48,競華,23,寶安思斯通廠(MSIS),4,Coffee

H67 OPT.



AUDIO CON OPT.



EL/OS OPT.




LABEL OPT.




OPT	Configure	BOM	Function
A	CFG-H61MU_E35	601-7680-17S	MS-7680 23 OPT:A H61MU-E35 (B3) Intel H61 B3 +2*DDR3+1*PCIE16, 2*PCIE1,1*PCI+DVI/D-sub/HDMI+4*SATAII+2*USB3+10*USB2+HD8Ch Audio+Gblan, EuP, RoHS
B	CFG-H67MA-E35	601-7680-18S	MS-7680 23 OPT:B H67MA-E35 (B3) Intel H67 B3+2DDR3+1PCIE16,2PCIE1, 1PCI+DVI/D-sub/HDMI+4*SATAII+2SATAIII+2*USB3+10*USB2+HD8Ch Audio+Gb lan, EuP, RoHS


PCH XDP PWRGD/RESET




Simulation



Mounting Holes



Optical Fiducial Marks-120



MICRO-STAR INT'L CO.,LTD

MS-7680

Size Custom

Document Description XDP / Manual Parts

Rev 2.3

Date: Wednesday, June 08, 2011

Sheet 37 of 39